|
|
 |
Connects to Target AVR Device via specified Atmel JTAG ISP Header (10-way IDC connector) on Target System |
|
|
Programs FLASH, EEPROM, FUSE, LOCK bits of Target Device via JTAG port |
|
|
User code/data must be uploaded to the Target Device FLASH/EEPROM before debugging can be started
|
|
|
JTAG ICE executes the actual code on the real Target Device under control of the On-Chip Debug (OCD) hardware |
|
|
Emulates the electrical / timing characteristics of all on-chip functions of the Target Device including I/O pins, timers, U(S)ARTS, A/D convertors etc. |
|
|
Supports reading/writing of the Program Counter (PC), FLASH/EEPROM, General Purpose Registers and SRAM contents to/from AVR Studio |
|
|
Supports break-on-change of program memory flow |
|
|
Supports both C and assembler level debugging |
|
|
Supports direct powering from the Target system via JTAG header (3.0 - 5.0V) Also supports external powering (9 - 15V DC PSU - not supplied) |
|
|
Compatible with Windows95 / 98 / 2000 / NT4 |
|
| |
This product has been discontinued. Please refer to the Replacement Product instead:
View Downloads for this Product
